Home › Clock Jitter Attenuator supports JESD204B interface standard.
 

Keywords :   


Clock Jitter Attenuator supports JESD204B interface standard.

2015-09-15 14:31:07| Industrial Newsroom - All News for Today

Delivering 50 fs jitter performance, 3.2 GHz Model HMC7044 supports JESD204B serial interface standard for connecting high-speed data converters and FPGAs operating in base station designs. Device generates source-synchronous and adjustable sample and frame alignment clocks in data converter system. Housed in 68-lead 10 x 10 mm LFCSP package, IC features 2 PLLs and overlapping, on-chip VCOs. It offers low phase noise of < -142 dBc/Hz at 800 kHz to 983.04 MHz output frequency.

Tags: standard interface supports clock

Category:Industrial Goods and Services

Latest from this category

All news
01.05Will Artificial Intelligence Be the End of Reps? Part 2
Industrial Goods and Services »
12.05Weekly Recap: Huggies Launches Skin Essentials Diaper, P&G Recognizes Key Suppliers & More
12.05California Bill Limits Skincare Sales to Teens & Persil Rebrands
12.05Kline Analysts Detail the Medical Dispensing Skin Care Market
12.05Glo30 Starts 2024 Strong with 60% Growth
12.05Zevo On-Body Repellent Teams with American Hiking Society To Provide Bug Bite Defense
12.05L\'Oréals Brand Value Soars to $13.4 Billion
12.05Spate Unveils the Top Sustainability Trends Cycling Google Searches
12.05Oh K! is the Most Searched Beauty Brand in the World: Cosmetify
More »