Home › MIPI Subsystem helps accelerate designs' market introduction.
 

Keywords :   


MIPI Subsystem helps accelerate designs' market introduction.

2015-04-07 14:31:07| Industrial Newsroom - All News for Today

MIPI subsystem, consisting of Camera Serial Interface (CSI-2) and Low-Voltage Differential Signaling (LVDS) in UMC's 40 nm LP process, also includes Co-IP (Composite IP), prototype, and system loopback testing. Co-IP integrates combo PHY IP, MIPI CSI-2 RX controller, and LDVS controller and is configurable for various sensor interfaces to support transmission speeds to 1 Gbps for each of 4 data lanes. Prototype (combo PHY EVB and controller FPGA code) helps advance designs to pre-silicon stage.

Tags: market introduction helps designs

Category:Industrial Goods and Services

Latest from this category

All news
17.05Next MANAchat Series Scheduled for the Week of June 10
15.05Relationship Reviews Strengthening the Partnership Between Manufacturer and Rep
14.05Consolidated Financial Statements for the twelve-month period ended March 31, 2024
14.05Actions to Implement Management that is Conscious of Cost of Capital and Stock Price
Industrial Goods and Services »
20.05Dabbagh Named General Manager of Waldencast Ventures Glaze Brand
20.05BT scraps digital landline switch deadline
20.05Essie Introduces Nail Art Studio
20.05Ilia Beauty Introduces Vegan Lip Sketch Hydrating Crayon
20.05Summer interest rate cut possible, says Bank deputy
20.05Eastern North Pacific Tropical Weather Outlook
20.05Atlantic Tropical Weather Outlook
20.05Farm Progress America, May 20, 2024
More »