Home TSMC Selects Berkeley Design Automation Analog FastSPICE Mega For 16-nm FinFET-Based Memory Verification
 

Keywords :   


TSMC Selects Berkeley Design Automation Analog FastSPICE Mega For 16-nm FinFET-Based Memory Verification

2013-05-30 14:00:00| rfglobalnet News Articles

Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, recently announced that TSMC is using Analog FastSPICE Mega (AFS Mega) for memory IP verification.

Tags: design memory analog mega

Category:Telecommunications

Latest from this category

All news

»
04.07Atlantic Tropical Weather Outlook
04.07Hurricane Beryl Graphics
04.07Hurricane Beryl Public Advisory Number 24A
04.07Summary for Hurricane Beryl (AT2/AL022024)
04.07Eastern North Pacific Tropical Weather Outlook
04.07 Mankiewicz Supplies Eye-catching Coatings for the CLAAS Anniversary Combine Harvester
04.07AR/VR panel shipments to increase 12% in 2024
04.07Astro Malaysia presents results for quarter ended 30 April 2024
More »