Home Via-Filling Process promotes 3D-IC/TSV packaging reliability.
 

Keywords :   


Via-Filling Process promotes 3D-IC/TSV packaging reliability.

2013-09-09 14:30:32| Industrial Newsroom - All News for Today

Available on EVG100 resist processing systems, NanoFill™ polymer via-filling process for 3D-IC/through-silicon-via (TSV) semiconductor packaging applications. This suits polymeric dielectrics, offering flexible, production-ready platform for interposer development. Without forming voids or cavities, solution provides complete via filling for permanent passivation and planarization. Sidewall passivation option lends to throughput benefits for select applications. This story is related to the following:Void Fillers

Tags: process packaging reliability promotes

Category:Industrial Goods and Services

Latest from this category

All news

19.11POWTEX2024 The 25th International Powder Technology Exhibition Tokyo
Industrial Goods and Services »
24.111000 15
24.11 nike soccer usa national team uniform
24.1160266
24.11 1
24.11
24.11GREATEST HITS ALTER EGO EGOIST
24.11(ALINCO)
24.11[]34
More »