Home › Via-Filling Process promotes 3D-IC/TSV packaging reliability.
 

Keywords :   


Via-Filling Process promotes 3D-IC/TSV packaging reliability.

2013-09-09 14:30:32| Industrial Newsroom - All News for Today

Available on EVG100 resist processing systems, NanoFill™ polymer via-filling process for 3D-IC/through-silicon-via (TSV) semiconductor packaging applications. This suits polymeric dielectrics, offering flexible, production-ready platform for interposer development. Without forming voids or cavities, solution provides complete via filling for permanent passivation and planarization. Sidewall passivation option lends to throughput benefits for select applications. This story is related to the following:Void Fillers

Tags: process packaging reliability promotes

Category:Industrial Goods and Services

Latest from this category

All news
01.10Boosting Membership Value
Industrial Goods and Services »
06.10Hurricane Leslie Graphics
06.10Hurricane Kirk Graphics
06.10Hurricane Leslie Forecast Discussion Number 15
06.10Hurricane Leslie Wind Speed Probabilities Number 15
06.10Hurricane Leslie Public Advisory Number 15
06.10Summary for Hurricane Leslie (AT3/AL132024)
06.10Hurricane Leslie Forecast Advisory Number 15
06.10Hurricane Kirk Forecast Discussion Number 27
More »