je.st
news
Tag: phase
Fixed Frequency Synthesizer features ultra low phase noise.
2014-08-28 14:33:46| Industrial Newsroom - All News for Today
Operating at 6,864 MHz with 10 MHz reference, Model SFS6864A-LF features typical phase noise of -86 dBc/Hz at 10 kHz offset. C-band unit delivers typical output power of 3 dBm with VCO voltage supply of 5 Vdc while drawing 35 mA and phased locked loop voltage of 3 Vdc while drawing 11 mA. Housed in 0.6 x 0.6 x 0.13 in. PLL-V12N package, RoHS-compliant synthesizer features typical 2nd harmonic suppression of -20 dBc and spurious suppression of -65 dBc. This story is related to the following:Frequency Synthesizers | Phase Locked Synthesizers
Tags: low
features
fixed
phase
Construction starts on Ramones Phase II South pipeline project in Mexico
2014-08-27 01:00:00| Hydrocarbons Technology
GDF Suez and Pemex have started construction on the Ramones Phase II South pipeline project in Mexico.
Tags: south
project
construction
mexico
Law Co. starting construction of second phase of Waterfront Plaza development
2014-08-26 14:02:41| Grocery - Topix.net
The second phase of the Waterfront Plaza development is starting this week with the construction of a $1.2 million multi-tenant building.
Tags: development
law
construction
starting
Fixed Frequency Synthesizer SFS6864A-LF Features Ultra Low Phase Noise
2014-08-26 09:42:07| rfglobalnet Home Page
Z-Communications, Inc. announces a new RoHS compliant Fixed Frequency Synthesizer modelSFS6864A-LFin the C-band. The SFS6864A-LF is a single frequency synthesizer that operates at 6864 MHz with a 10 MHz reference and features a typical phase noise of -86 dBc/Hz at the 10kHz offset.
Tags: low
features
fixed
phase
Programmable Clock offers ultra-low phase noise jitter of <200 fs.
2014-08-22 14:33:14| Industrial Newsroom - All News for Today
Supplied in 3 x 3 mm QFN-12 package, XR81112 series offers output frequencies from 10 MHz to 1.5 GHz. Clock synthesizer utilizes flexible delta-sigma modulator and VCO in PLL block optimized for power efficacy. PLL can operate from input system clock or crystal and incorporates both integer divider and high-resolution (<1 Hz) fractional divider for flexibility to generate any clock frequency. With core current consumption of 20 mA, series is configurable for LVCMOS, LVDS or LVPECL outputs. This story is related to the following:Communication Systems and EquipmentSearch for suppliers of: Clocks | Low Phase Noise Synthesizers
Tags: offers
phase
noise
clock
Sites : [156] [157] [158] [159] [160] [161] [162] [163] [164] [165] [166] [167] [168] [169] [170] [171] [172] [173] [174] [175] next »