Vision image processor IP cores of VIP7000 series feature Algorithm-Level Programmability™, where basic application development element is at algorithmic, rather than arithmetic, level. Enabling new functionality in existing silicon, architecture provides configurable instructions and hardware acceleration elements. Functionality provides method to incorporate parallel computing in software rather than new silicon, and stream interface enables algorithm optimization across module boundaries.