Home › Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
 

Keywords :   


Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process

2015-10-26 11:31:11| Industrial Newsroom - All News for Today

Demonstration Validates Performance and Compliance of DesignWare MIPI D-PHY for Low-Risk Integration into Mobile SoCs MOUNTAIN VIEW, Calif. - Highlights:     --  Industry's first demonstration to be unveiled at the MIPI Alliance         Open and Demo Day in Taipei, October 29, 2015     --  Synopsys...

Tags: plus process operating lane

Category:Industrial Goods and Services

Latest from this category

All news
01.10Boosting Membership Value
Industrial Goods and Services »
06.10'Rightmove is my porn' - the addiction to online property search
06.10Eastern North Pacific Tropical Weather Outlook
06.10Atlantic Tropical Weather Outlook
05.10Tropical Storm Milton Public Advisory Number 2
05.10Hurricane Kirk Graphics
05.10Hurricane Kirk Forecast Discussion Number 26
05.10Tropical Storm Milton Graphics
05.10Hurricane Kirk Wind Speed Probabilities Number 26
More »