With design-aware Mentor® EZ-VIP PCI Express Verification IP, engineers can reduce time spent building test benches for ASIC and FPGA design verification. PCIe EZ-VIP includes pre-packaged verification environments for serial and parallel interfaces of PCIe 1.0, 2.0, 3.0, 4.0, and mPCIe, which can be used to verify PHY, Root Complex, and Endpoint designs. Test plans, compliance tests, test sequences, and protocol coverage are included as SV and XML source code.