Home Verification IP targets low-power memory controllers.
 

Keywords :   


Verification IP targets low-power memory controllers.

2014-12-17 14:31:30| Industrial Newsroom - All News for Today

Based on 100% native SystemVerilog Universal Verification Methodology architecture, Synopsys VIP for LPDDR4 comes with verification plans, built-in coverage, and protocol-aware memory debug environment. Transactor and monitor functions provide set of protocol, methodology, verification, and productivity features, enabling users to achieve rapid verification convergence on LPDDR4-based designs. VIP can also be dynamically configured to model any memory vendor component without need to recompile.

Tags: memory targets verification controllers

Category:Industrial Goods and Services

Latest from this category

All news

19.11POWTEX2024 The 25th International Powder Technology Exhibition Tokyo
Industrial Goods and Services »
23.11
23.11ProjectDIVAF
23.11MtG
23.11THUNDER TRUCKS HOLLOW II 148
23.11 the Tiger 7 EP
23.11 11 LEGACY
23.11 GENOCIDE
23.11HG PART1 PART2
More »