je.st
news
Tag: asic
Digital Design Engineer ASIC FPGA
2019-07-05 10:29:18| Space-careers.com Jobs RSS
Airbus is a global leader in aeronautics, space and related services. In 2018 it generated revenues of 64 billion and employed a workforce of around 134,000. Airbus offers the most comprehensive range of passenger airliners. Airbus is also a European leader providing tanker, combat, transport and mission aircraft, as well as one of the worlds leading space companies. In helicopters, Airbus provides the most efficient civil and military rotorcraft solutions worldwide. Our people work with passion and determination to make the world a more connected, safer and smarter place. Taking pride in our work, we draw on each others expertise and experience to achieve excellence. Our diversity and teamwork culture propel us to accomplish the extraordinary on the ground, in the sky and in space. Description of the job A vacancy has arisen for an ASIC FPGA Engineer within the Communication Products Group based in Stevenage. The Communication Products group is responsible for the development of Digital Processors for use in telecommunication Satellites. The processor functionality ranges from high capacity channelisers, supporting intersatellite optical data links, to implementing cryptographic algorithms to protect the spacecraft. In this rewarding role you will be developing some of the highest performing digital communication payload equipment available anywhere in the world, and be part of the rapidly expanding UK space sector. The availability of advanced Payload Equipment is the driving force behind the digital telecommunication satellite industry, and the team is a proven world leader in this field. We are committed to offering continuous training and career development. We understand that our success is based on our people and we strive to offer all our employees an enjoyable and rewarding career. Tasks accountabilities An example of a job in Design Development within Airbus Group Tasks accountabilities Your main tasks and responsibilities will include Decomposition of requirements into an architecture design and document the chosen design whilst describing any tradeoffs performed. Detailed RTL design in VHDL. Verification of the RTL design and documenting the verification that was performed. Gate level implementation of the design including synthesis, placement and static timing analysis. Support integration of the ASIC FPGA into the target hardware. Ensure that all ASIC FPGA designs are developed in accordance with the company design process. Support customer design reviews. This job requires an awareness of any potential compliance risks and a commitment to act with integrity, as the foundation for the Companys success, reputation and sustainable growth. Required skills We are looking for candidates with the following skills and experience Experienced in the complete design flow from requirements to design acceptance Experienced in VHDL simulation tools in particular Mentor Graphics Questa. Experienced in FPGA technologies and their tools including Xilinx and Microsemi. Experience in synthesis and STA tools from Synopsys is beneficial. Good analytical skills and methodical approach to problem resolution and investigations. Good communication skills and able to thrive in a team environment. Ability to present technical data in a clear and concise manner. Experience of the Linux operating system would be beneficial. Knowledge of scripting languages including TCL and PERL would be beneficial. Educated to degree level in Electronic Engineering or related discipline. Many of our staff work flexibly in many different ways, including parttime. Please talk to us at interview about the flexibility you need. We cant promise to give you exactly what you want, but we do promise not to judge you for asking. We value the strength that diverse perspectives bring to our business, so if you require any reasonable adjustments to fully participate in the recruitment process please discuss this with the recruiter who contacts you The successful candidate will be subject to a BPSS check including a criminal record check in order to undertake related work in accordance with business needs. In return we can offer a competitive salary with annual profit share an ever growing list of company benefits and strong career development options across our transnational, market leading company Apply HERE
Tags: design
digital
engineer
asic
The First Ethereum ASIC Just Launched, With a Major Caveat
2018-04-04 16:02:33| Extremetech
The first ASIC miners for Ethereum have launched -- but we'd keep an eye on how the situation evolves in the next few weeks before pulling the trigger. The post The First Ethereum ASIC Just Launched, With a Major Caveat appeared first on ExtremeTech.
Tags: with
major
launched
caveat
Rumored ASIC Cryptocurrency Miners Could Be Welcome Relief for the GPU Market
2018-03-27 14:15:38| Extremetech
The cryptocurrency market might be cooling off soon, thanks to new ASICs designed to mine coins more efficiently than GPUs. The post Rumored ASIC Cryptocurrency Miners Could Be Welcome Relief for the GPU Market appeared first on ExtremeTech.
Samsung Begins Manufacturing ASIC Chips for Mining Cryptocurrency
2018-02-02 15:24:39| Extremetech
Samsung isn't mining coins itself, but it is using its massive manufacturing capacity to produce so-called "application specific integrated circuits" or ASIC chips for use in mining rigs. The post Samsung Begins Manufacturing ASIC Chips for Mining Cryptocurrency appeared first on ExtremeTech.
Tags: samsung
manufacturing
begins
mining
ASIC FPGA Engineer
2017-06-23 15:10:26| Space-careers.com Jobs RSS
Airbus GroupA vacancy has arisen within Airbus Defence and Space for a Digital design Engineer within the Communication Processors Group based in Stevenage.The Communication Processors group is responsible for the development of Digital Processors for use in telecommunication Satellites. The processor functionality ranges from high capacity channelisers, supporting intersatellite optical data links, to implementing cryptographic algorithms to protect the spacecraft. In this rewarding role you will be developing some of the highest performing digital communication payload equipment available anywhere in the world, and be part of the rapidly expanding UK space sector.The availability of advanced Payload Equipment is the driving force behind the digital telecommunication satellite industry, and the team is a proven world leader in this field. We are committed to offering continuous training and career development. We understand that our success is based on our people and we strive to offer all our employees an enjoyable and rewarding career. Your main tasks and responsibilities will include Decomposition of requirements into an architecture design and document the chosen design whilst describing any tradeoffs performed. Detailed RTL design in VHDL. Verification of the RTL design and documenting the verification that was performed. Gate level implementation of the design including synthesis, placement and static timing analysis. Support integration of the ASIC FPGA into the target hardware. Ensure that all ASIC FPGA designs are developed in accordance with the company design process. Support customer design reviews. Experienced in the complete design flow from requirements to design acceptance. Experienced in FPGA technologies and their tools including Xilinx ISE and Microsemi Libero. Experienced in VHDL simulation tools in particular Mentor Graphics Questa. Experienced in synthesis and STA tools ideally those from Synopsys. Good analytical skills and methodical approach to problem resolution and investigations. Good communication skills and able to thrive in a team environment. Ability to present technical data in a clear and concise manner. Experience of the Linux operating system would be beneficial. Knowledge of scripting languages including TCL and PERL would be beneficial. Educated to degree level in Electronic Engineering or related discipline Please apply for this vacancy on line at our careers site www.jobs.airbusgroup.com with your CV attached. By submitting your CV or application you are consenting to Airbus Group using and storing information about you for monitoring purposes relating to your application or future employment. This information will only be used by Airbus Group.Airbus is committed to achieving workforce diversity and creating an inclusive working environment. We welcome all applications irrespective of social and cultural background, age, gender, disability, sexual orientation or religious belief.To apply click here
Tags: engineer
asic
fpga
asic fpga